

U1.3
XC3S200A-4VQG100C
BANK 2
IO_2/MOSI/CSI_B
IO_L01N_2/M0
IO_L01P_2/M1
IO_L02N_2/CSO_B
IO_L02P_2/M2
IO_L04P_2/VS1
IO_L03P_2/RDWR_B
IO_L04N_2/VS0
IO_L03N_2/VS2
IO_L06P_2/D7
IO_L05P_2
IO_L06N_2/D6
IO_L05N_2
IO_L07N_2/D4
IO_L07P_2/D5
IO_L08N_2/GCLK15
IO_L08P_2/GCLK14
IO_L09N_2/GCLK1
IO_L09P_2/GCLK0
IO_L10N_2/D3
IO_L10P_2/INIT_B
IO_L12P_2/D0/DIN/MISO
IO_L11P_2/D2
IO_L12N_2/CCLK
IO_L11N_2/D1
M2
M1
M0
0R
GND
U1.4
XC3S200A-4VQG100C
BANK 3
IO_L01N_3
IO_L01P_3
IO_L02N_3
IO_L02P_3
IO_L03N_3/LHCLK1
IO_L03P_3/LHCLK0
IO_L04N_3/IRDY2/LHCLK3
IO_L04P_3/LHCLK2
IO_L05N_3/LHCLK7
IO_L05P_3/TRDY2/LHCLK6
IO_L06N_3
IO_L06P_3
U1.1
XC3S200A-4VQG100C
BANK 0
IO_L06P_0/VREF_0
IO_L06N_0/PUDC_B
IO_L05P_0
IO_L05N_0
IO_L04P_0/GCLK8
IO_L04N_0/GCLK9
IO_L03P_0/GCLK6
IO_L03N_0/GCLK7
IO_L02P_0/GCLK4
IO_L02N_0/GCLK5
IO_L01P_0/VREF_0
IO_L01N_0
IO_0/GCLK11
U1.2
XC3S200A-4VQG100C
BANK 1
IO_L06P_1
IO_L06N_1
IO_L05P_1
IO_L05N_1
IO_L04P_1/IRDY1/RHCLK6
IO_L04N_1/RHCLK7
IO_L03P_1/RHCLK2
IO_L03N_1/TRDY1/RHCLK3
IO_L02P_1/RHCLK0
IO_L02N_1/RHCLK1
IO_L01P_1
IO_L01N_1
U1.7
XC3S200A-4VQG100C
VCCO_0
VCCO_1
VCCO_2
VCCO_3
VCCAUX
VCCINT
VCCO
VCCINT
U1.8
XC3S200A-4VQG100C
GND
U1.5
XC3S200A-4VQG100C
IP_3/VREF_3
IP_3
IP_2/VREF_2
IP_1/VREF_1
IP_0/VREF_0
IP_0
U1.6
XC3S200A-4VQG100C
DONE
PROG_B
TDI
TDO
TCK
TMS
R1
4k7
J1
HDR
J2
HDR
J3
HDR
J4
HDR
+5V
GND
VCCO
USB
MICRO-01
VBUS
D-
D+
ID
GND
JTAG
HDR
TCK
TDO
TDI
TMS
U4
AT45DB021D-SH-B
SI
SCK
RESET
CS
SO
GND
VCC
WP
LM1117 1V2
U2
LM1117 3V3
U3
IN
OUT
ADJ
C1
0.1u
C2
10u
C4
0.1u
C5
10u
X1
25MHz
C6
0.1u
R3
10k
4x0R
GCLK11
GCLK7
GCLK8
GCLK4
C10
10u
C13
0.1u
C12
0.1u
C11
0.1u
C14
0.1u
R2
1k5
LED
LOADED
SW1
SW2
R9
R10
220R
R8
1k8
POWER
R7
4k7
R11
1k5
R12
1k5
D1
D2
TITLE:
Odysseus © DDLab 2020
REV: 1.0
Company: DDLab
Sheet: 1/1
Date: 2020-08-12
Drawn By:
EasyEDA